Site map

• so-logic
  • Kontakt & Anreise
    • so-logic Brasil
    • so-logic Serbia2019-07-19 09:38:49 +0200
  • Geschichte2015-01-13 18:13:50 +0100
  • Networking
    • Xilinx-Vertriebe2026-07-08 09:37:55 +0200
    • Bildungseinrichtungen2026-07-08 09:40:02 +0200
    • Partners2026-07-08 09:41:00 +0200
    • Kooperationen2026-07-08 11:28:03 +0200
    • Cool stuff
  • Mitarbeiter2026-07-08 09:42:47 +0200
  • Erholung & Fun
    • Hotels2022-07-15 13:01:25 +0200
    • Restaurants2022-07-15 13:32:33 +0200
    • Bars & Cafés2019-07-11 10:56:10 +0200
    • Culture2019-07-11 09:19:18 +0200
  • Gallery
    • Goodies
    • Boards
    • Beargallery
    • Impressions
    • Supervised work
  • Awards
  • Privacy and Policy2019-07-19 09:32:33 +0200
• sozius
  • Kits, Applications, Use Cases
  • Ethernet
  • JTAG
  • PMOD
  • Audio
  • MCAM
• Aktivitäten
  • Entwicklung2009-11-23 14:44:07 +0100
  • Coaching - Consulting2009-11-23 14:55:15 +0100
  • Review2009-11-23 15:08:54 +0100
  • Machbarkeitsstudie2009-11-23 15:14:28 +0100
  • Prototyping2014-05-26 14:59:33 +0200
  • Netzwerk2009-11-23 15:44:38 +0100
  • Hosting2009-11-23 15:51:41 +0100
  • Web services2009-11-23 15:56:10 +0100
• Wissensbasis
  • FPGA Universum
    • Tutorien
      • Basic FPGA Tutorial - Vivado VHDL v2025.1
      • Basic FPGA Tutorial - Vivado Verilog v2025.1
      • Basic Embedded System Design Tutorial v2025.1
      • Basic HLS Tutorial v2025.1
      • Basic Functional Verification Tutorial v2025.1
      • Basic SystemC Tutorial v2021.1
      • Basic FPGA Tutorial - ISE v14.7, VHDL
      • VHDL Style Guide
  • Links
    • Electronic
    • Useful2026-07-08 14:28:37 +0200
  • Quick reference guides
  • Newsletters
    • Newsletter - September 2016
    • Newsletter - February 2016
    • Newsletter - November 2015
    • Newsletter - May 2015
    • Newsletter - March 2015
• Trainings
  • Xilinx
    • x86
      • Migration from Intel to AMD x86 Embedded Solutions -1
      • x86 Foundation
    • AI
      • Designing with Versal AI Edge Series Gen 2: AIE-ML v2 Architecture and Design Flow
      • Designing with Versal AI Engine: DSP Applications
      • Designing with the Versal AI Edge Series Gen 2 and Prime Series Gen 2: Architecture
      • Designing with Versal AI Engine 1: Architecture and Design Flow
      • Designing with Versal AI Engine 2: Graph Programming with AI Engine Kernels
      • Designing with Versal AI Engine 3: Kernel Programming and Optimization
      • Developing AI Inference Solutions with the Vitis AI Platform
    • Architecture
      • UltraScale+ Spartan Compendium Live
      • Versal
        • Designing with the Versal Adaptive SoC: Quick Start
        • Migrating from UltraScale+ Devices to Versal Adaptive SoCs
        • Designing with the Versal Adaptive SoC: Architecture
        • Designing with the Versal Adaptive SoC: Design Methodology
        • Designing with the Versal Adaptive SoC: Power and Board Design
        • Designing with the Versal Adaptive SoC: Memory Interfaces
        • Designing with the Versal Adaptive SoC: Hardware Debug
      • Designing with the UltraScale and UltraScale+ Architectures
      • Designing with AMD Xilinx 7 Series Families
      • Legacy
        • Designing with Spartan-6 and Virtex-6 Families
        • Spartan-6 with ISE Migration to 7 Series with Vivado
        • Designing with the Virtex-5 LX , SX LXT, SXT Platform FPGA
        • Designing with the Virtex-4 Family
      • Versal Live Online Workshop Compendium Complete
        • AMD Versal Compendium 1 : Architecture
        • AMD Versal Compendium 2 : High Speed Communication
        • AMD Versal Compendium 3 : AI Engine
    • Connectivity
      • Designing with the Versal Adaptive SoC: Serial Transceivers
      • Designing with the Versal Adaptive SoC: PCI Express Systems
      • Designing with the Versal Adaptive SoC: Network on Chip
      • Designing with the Zynq UltraScale+ RFSoC2019-11-04 14:04:50 +0100
      • How to Design a High-Speed Memory Interface
      • PCIe Protocol Overview
      • Designing a LogiCORE PCI Express System
      • Designing with Multi-Gigabit Serial I/O
      • Gigabit Ethernet
      • Signal Integrity and Board Design for AMD Xilinx FPGAs
      • Designing with AMD Xilinx Serial Transceivers
    • DSP
      • High-Level Synthesis with Vitis HLS
      • Vitis Model Composer: A MATLAB and Simulink-based Product
      • C++ for Adaptive SOC
      • DSP Implementation Techniques for Xilinx FPGAs
      • Developing Multimedia Solutions with the Video Codec Unit Using the GStreamer Framework
    • Embedded
      • Adaptive SoCs for System Architects
      • Embedded Heterogeneous Design
      • Operating Systems and Hypervisors in Adaptive SoCs
      • Zynq UltraScale+ MPSoC: Boot and Platform Management
      • Zynq UltraScale+ MPSoC for the Hardware Designer
      • Zynq All Programmable SoC System Architecture
      • Migrating to the Vitis Unified IDE
      • Embedded Design with PetaLinux Tools
      • Embedded Systems Development
      • Embeded Systems Software Development
      • Accelerating Applications with the Vitis Unified Software Environment
    • HDL
      • Introduction to VHDL
      • Advanced VHDL
      • Introduction to Verilog2019-07-09 13:54:04 +0200
      • Designing with System Verilog
      • Verification with System Verilog
    • Tools
      • Designing with the IP Integrator Tool
      • Vitis Design flow
      • Designing FPGAs Using the Vivado Design Suite 1
      • Designing FPGAs Using the Vivado Design Suite 2
      • Designing FPGAs Using the Vivado Design Suite 3
      • Designing FPGAs Using the Vivado Design Suite 42019-07-09 14:23:52 +0200
      • UltraFast Design Methodology
      • Design Closure Techniques
      • DFX - Designing with Dynamic Function eXchange Using the Vivado Design Suite
  • Doulos
  • Mathworks
    • MATLAB Grundlagen2019-07-22 16:05:09 +0200
    • Machine Learning mit MATLAB
    • MATLAB Programmiertechniken
    • Programmierung von AMD Xilinx Zynq SoCs mit MATLAB und Simulink
    • Simulink zur System- und Algorithmenmodellierung
    • Signalverarbeitung mit Simulink
    • Objektorientierte Programmierung mit MATLAB
  • National Instruments
  • So-logic
    • Design Compendium Yocto for AMD Xilinx devices
    • Design Compendium Embedded System for AMD Xilinx devices
    • Design Compendium Verification for AMD Xilinx devices
    • Design Compendium VHDL for AMD Xilinx devices
    • Design Compendium System Verilog for AMD Xilinx devices
    • Design Compendium High Level Synthesis for AMD Xilinx devices
    • Design Compendium High Level SystemC for AMD Xilinx devices
    • High Level Synthesis
      • C++
      • SystemC TLM
      • SystemC Concepts
  • Zahlungsbedingungen2010-01-04 15:38:16 +0100
  • Anleitung2008-12-11 09:26:36 +0100
• IPs
  • Interface Cores
    • Ethernet
      • 10/100/1000 Mb/s Ethernet
        • 10/100/1000 Mb/s MAC Controller Core
        • 1000BASE-X PCS Core
        • 10/100/1000 Mb/s MAC Configurator Core
        • Ethernet GMII Core
        • Ethernet GMII2MII Core
        • Ethernet GMII2RGMII Core
      • 10G Ethernet
        • 10G MAC Controller Core
        • 10GBASE-R PCS Core
        • 10 Gb/s Ethernet MAC Configurator Core
      • Utility Ethernet Cores
        • Ethernet Pause Generator Core
        • Generator Checker Core
      • Encryption Ethernet Cores
        • AES Core
      • Miscellaneous Ethernet Cores
        • ARP Decoder Core
        • ARP Encoder Core
        • ARP Packet Core
        • ARP Table Core
        • Capture Register Core
        • Error Statistics Core
        • Ethernet Encoder Core
        • Ethernet Decoder Core
        • ICMP Decoder Core
        • ICMP Encoder Core
        • IP Decoder Core
        • IP Encoder Core
        • Ethertype2dest Core
        • Network Packet FIFO Core
        • Port2tdest Core
        • Protocol2tdest Core
        • Tdest2ethertype Core
        • Tdest2port Core
        • Protocol2protocol Core
        • Time Stamp Counter Core
        • UDP Decoder Core
        • UDP Encoder Core
        • UDP Register Handler Core
    • Serial ATA
      • SATA-II Host Controller Core
      • SATA-III Host Controller Core
  • Machine Learning Cores
    • Ensemble Classifiers Cores
      • Ensemble Inference Cores
        • Decision Tree Ensemble Inference Core
      • Ensemble Evaluation Cores
        • Decision Tree Ensemble Evaluation Core - Sequential Evaluation using Pipelined Architecture
        • Decision Tree Ensemble Evaluation Core - Parallel Evaluation using Pipelined Architecture
        • Decision Tree Ensemble Evaluation Core - Sequential Evaluation using Serial Architecture
        • Decision Tree Ensemble Evaluation Core - Parallel Evaluation using Serial Architecture
      • Combination Rules Cores
        • Behavior Knowledge Space Core - Parallel Architecture
        • Behavior Knowledge Space Core - Serial Architecture
        • Weighted Majority Voting Core - Parallel Architecture
        • Majority Voting Core - Parallel Architecture
        • Majority Voting Core - Serial Architecture
    • Decision Trees Cores
      • Decision Tree Inference Core
      • Decision Tree Core using Serial Architecture
      • Decision Tree Core using Pipelined Architecture
  • Processor and Microcontroller Cores
    • 8051 Microcontroller Cores
  • Finished and IP Cores Under Development
• Kunden