Admin >>
Customer login
  • so-logic
  • sozius
  • Aktivitäten
  • Wissensbasis
  • Trainings
  • IPs
  • Kunden
  • Sitemap

Trainings

  • Suche
  • Kursplan
  • In-house Training
  • Create attendant account
  • Xilinx
    • AI
    • Architecture
      • Versal
      • Designing with the UltraScale and UltraScale+ Architectures
      • Designing with AMD Xilinx 7 Series Families
      • Legacy
        • Designing with Spartan-6 and Virtex-6 Families
        • Spartan-6 with ISE Migration to 7 Series with Vivado
        • Designing with the Virtex-5 LX , SX LXT, SXT Platform FPGA
        • Designing with the Virtex-4 Family
      • Versal Live Online Workshop Compendium Complete
    • Connectivity
    • DSP
    • Embedded
    • HDL
    • Tools
  • Doulos
  • Mathworks
  • National Instruments
  • So-logic
  • Zahlungsbedingungen
  • Einkaufswagen
  • Anleitung

Legacy

Courses

  • Designing with Spartan-6 and Virtex-6 Families
  • Spartan-6 with ISE Migration to 7 Series with Vivado
  • Designing with the Virtex-5 LX , SX LXT, SXT Platform FPGA
  • Designing with the Virtex-4 Family
Updated at: to the top
 
Questions or problems? support@so-logic.netWKO Impressum, Privacy and Policy