Admin >>
Customer login
so-logic
sozius
Activities
Knowledgebase
Trainings
IP Cores
Customers
Sitemap
Trainings
Search
Schedule
In-house Training
Create attendant account
AMD Xilinx
x86
AI
Architecture
Connectivity
DSP
Embedded
Languages
Tools
Designing with the IP Integrator Tool
Vitis Design flow
Designing FPGAs Using the Vivado Design Suite 1
Designing FPGAs Using the Vivado Design Suite 2
Designing FPGAs Using the Vivado Design Suite 3
Designing FPGAs Using the Vivado Design Suite 4
UltraFast Design Methodology
Design Closure Techniques
DFX - Designing with Dynamic Function eXchange Using the Vivado Design Suite
Doulos
Mathworks
National Instruments
so-logic
Payment conditions
Shopping Cart
Instruction
DFX - Designing with Dynamic Function eXchange Using the Vivado Design Suite
German
Portuguese
English
Italian
Spanish
Czech
Slovak
Serbian
Turkish
Polish
FPGA-DFX
Event Schedule
Virtual Learning Environment (Online)
20.08. - 21.08.2026 09:00-17:00 —
€ 1,700.00 excl. VAT
Add to cart
Request on-demand event:
Click here
.
Partner
Xilinx
Updated at:
to the top
