PCIe Protocol Overview

SO_CONN_PCIE

Course Description

This course focuses on the fundamentals of the PCI Express® protocol specification. The typical PCIe architecture, including data space, data movement, and the most commonly used Transaction Layer Packets (TLPs) are covered. Interrupts and error handling are also discussed.

Implementation issues are covered in the two-day Designing a LogiCORE PCI Express System course.

Release Date

April 2011; updated December 2018

Level

Connectivity 2

Training Duration

1 day

Who Should Attend?

FPGA designers, logic designers, and anyone who needs an in-depth knowledge of the PCIe protocol

Prerequisites

None

Software Tools

None required VCD viewer optional

Hardware

This course does not focus on any particular architecture.

Skills Gained

After completing this comprehensive training, you will know how to:

• Interpret various transactions occurring on the link
• Describe the layered architecture and the tasks and packet types each is responsible for
• Properly estimate maximum performance of a link
• Illustrate how errors can be communicated within the system
• Explain the relationship between Virtual Channels (VCs) and Traffic Class (TC) and the interaction with flow control credits

Course Outline

• Introduction
• Introduction to the PCIe Architecture
• Review of the PCIe Protocol
• Packet Formatting Details
• Lab 1: Packet Decoding
• Packet Routing
• Interrupts and Error Management
• Summary

Lab Descriptions

• Lab 1: Packet Decoding – This lab explores what really happens on the link between a root complex and the endpoint. Various packets, including the Physical Layer, Data Link Layer, and Transaction Layer packets are explored. Insight as to what is actually transpiring on the lanes becomes a powerful tool for understanding the protocol as well as debugging various link issues.