Admin >>
Customer login
  • so-logic
  • sozius
  • Activities
  • Knowledgebase
  • Trainings
  • IP Cores
  • Customers
  • Sitemap

Trainings

  • Doulos AI Engine 20260528
  • Krakow Final Agentic AI Workshop 20260930
  • Doulos EDF 20260929
  • Doulos x86 20251219
  • AMD Agentic AI for FPGA Designer Webinar
  • Search
  • Schedule
  • In-house Training
  • Create attendant account
  • AMD Xilinx
    • x86
    • AI
    • Architecture
      • UltraScale+ Spartan Compendium Live
      • Versal
      • Designing with the UltraScale and UltraScale+ Architectures
      • Designing with AMD Xilinx 7 Series Families
      • Legacy
        • Designing with Spartan-6 and Virtex-6 Families
        • Spartan-6 with ISE Migration to 7 Series with Vivado
        • Designing with Virtex-5 FPGA Family
        • Designing with Virtex-4 Family
      • Versal Live Online Workshop Compendium Complete
    • Connectivity
    • DSP
    • Embedded
    • Languages
    • Tools
  • Doulos
  • Mathworks
  • National Instruments
  • so-logic
  • Payment conditions
  • Shopping Cart
  • Instruction

Legacy

Courses

  • Designing with Spartan-6 and Virtex-6 Families
  • Spartan-6 with ISE Migration to 7 Series with Vivado
  • Designing with Virtex-5 FPGA Family
  • Designing with Virtex-4 Family
Updated at: 2024-10-31 17:34:42 +0100to the top
 
Questions or problems? support@so-logic.netWKO Impressum, Privacy and Policy