Admin >>
sologic logoCustomer login
  • so-logic
  • soopendays 2012
  • Activities
  • Knowledgebase
  • Trainings
  • IP Cores
  • Customers
  • Sitemap

Trainings

  • Search
  • Schedule
  • In-house Training
  • Create attendant account
  • Doulos
  • Mathworks
  • National Instruments
  • Silica
  • so-logic
  • Xilinx
    • Architecture
    • Connectivity
      • How to Design a Xilinx Connectivity System in 1 Day
      • How to Design a High-Speed Memory Interface
      • PCIe Protocol Overview
      • Designing a LogiCORE PCI Express System
      • Designing with Multi-Gigabit Serial I/O
      • Designing with Ethernet MAC Controllers
      • Signal Integrity and Board Design for Xilinx FPGAs
    • DSP
    • Embedded
    • Languages
    • Tools
  • Payment conditions
  • Shopping Cart
  • Instruction
Xilinx_atp_logo
Promo_tutorials
Promo_artix
Promo_zync
Promo_kintex
Promo_systemc
Promo_virtex

Connectivity

En 

Courses

  • How to Design a Xilinx Connectivity System in 1 Day
  • How to Design a High-Speed Memory Interface
  • PCIe Protocol Overview
  • Designing a LogiCORE PCI Express System
  • Designing with Multi-Gigabit Serial I/O
  • Designing with Ethernet MAC Controllers
  • Signal Integrity and Board Design for Xilinx FPGAs
Updated at: 2009-12-04 14:32↑ to the top
 
Questions or problems? support@so-logic.netLayout based on YAML, used encoding: utf-8